






10/512:04





































0/519700





PCT/US2003/019085

 dielectric layer 2
interfuce between diedestric and semiconductor 3
semiconductor Substructi

FIG & semiconductor substrate with dielectric layer on surface

30/519/00

PCT/US2003/019085

FIG. 7

: lon implant places depart plus second species into implanted layer contained within diclectuic

shallow junction formed by diffusion 6

F168: After heat treatment, a shallow junction has been formed in the semiconductor substrate.